



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/787,002	02/25/2004	Herbert L. Ho	YOR920030635US1 (17343)	3930
23389	7590	08/29/2005		EXAMINER
SCULLY SCOTT MURPHY & PRESSER, PC 400 GARDEN CITY PLAZA SUITE 300 GARDEN CITY, NY 11530			WARREN, MATTHEW E	
			ART UNIT	PAPER NUMBER
				2815

DATE MAILED: 08/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/787,002	HO ET AL.
	Examiner Matthew E. Warren	Art Unit 2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 02 May 2005.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-31 is/are pending in the application.  
 4a) Of the above claim(s) 15-31 is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-31 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 19 August 2004 is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|  | 6) <input type="checkbox"/> Other: _____                                    |

## DETAILED ACTION

This Office Action is in response to the Election filed on May 2, 2005.

### ***Election/Restrictions***

Applicant's election without traverse of Group I, claims 1-14 in the reply filed on May 2, 2005 is acknowledged.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miwa et al. (US 5,352,624) in view of Cai et al. (US Pub. 2004/0119136 A1).

In re claim 1, Miwa shows (fig. 21E) bipolar transistor comprising: a conductive back electrode (603b) for receiving a bias voltage; an insulating layer located over said conductive back electrode; a first semiconductor layer (550 in fig. 20E) located over said back electrode, said first semiconductor layer comprising a base which includes a first conductive type dopant (P) and an extrinsic collector (under COL region) which includes a second conductivity type dopant (N+), said extrinsic collector borders said base; and an emitter (under EM region) comprising a second semiconductor layer of the second conductivity type dopant (N+) located over a portion of said base. Miwa also shows at

Art Unit: 2815

least one adjacent complementary metal oxide semiconductor device (MOS section II), wherein the bipolar transistor and the at least one adjacent complementary metal oxide device is separated by an isolation region (601) Miwa shows all of the elements of the claims except the insulating layer located over the conductive back electrode and conductive back electrode is biased to form an inversion charge layer in said base region at an interface between said first semiconductor layer and said insulating layer. Cai et al. shows (fig. 5) a bipolar transistor having a conductive back electrode (502) for receiving a bias voltage and an insulating layer (504) located over the conductive back electrode. With this configuration, biasing of the back electrode forms an accumulation/inversion layer in the semiconductor layer that results in faster transistor operation at high current densities. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the bipolar transistor of Miwa by adding an insulating layer between the back electrode and semiconductor layer as taught by Cai to form an accumulation layer in the device to ultimately increase the speed of the transistor operation at high current densities.

In re claim 2, Miwa discloses (col. 42, lines 60-67) that a portion of said base is a doped to form an extrinsic base.

In re claims 3 and 4, Miwa discloses (col. 43, lines 15-22) that the base, the emitter, the extrinsic collector and the exposed surfaces of the conductive back electrode each include a silicided and the silicide is in contact with a metal contact that is located atop the silicide inside a contact opening formed in an interconnect dielectric.

Art Unit: 2815

In re claims 5 and 6, Miwa shows (fig. 21E) wherein the emitter comprises a single-finger (EM). In re the limitations concerning claim 6, Miwa does not show that the emitter has multi-fingers, however, It would have been obvious to one of ordinary skill in the art to use three, four, etc., emitter fingers since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. *In re Harza*, 274 F.2d 669, 124 USPQ 378 (CCPA 1960). See also MPEP 2144.04 VI. (B).

In re claim 7, Cai shows (fig. 5) that the extrinsic base (508) and collector (518) are raised regions.

In re claim 8, Miwa shows (fig. 21E) a spacer is located on the sidewalls of the emitter (603e).

In re claim 9, neither reference shows the range of thickness of the insulating layer, however it would have been obvious to one of ordinary skill in the art to make the thickness of the insulating layer within the desired range, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233.

In re claim 10, Miwa shows (figs. 21B-21E) that another insulating layer (602) is located adjacent to the back electrode and said insulating layer is a buried oxide of an SOI. When combined with Cai, the another insulating layer (602) of Miwa would be thicker than the thin insulating layer and located adjacent thereto.

Art Unit: 2815

In re claim 11, Miwa shows (fig. 21E) that the base contains a p-type dopant, the emitter contains an n-type dopant, (N+ under EM region), and the extrinsic collector contains an n-type dopant (N+ region), and the extrinsic base contains a p-type dopant (col. 42, line 60 - col. 43, lines 11).

In re claim 12, Miwa shows (fig. 21E) that the extrinsic base (portion labeled P within the base region) diffuses minimally into the base so as not to be in contact with the underlying insulating layer (602 in fig 21B).

In re claim 14, Miwa shows (fig. 21E) that the complementary metal oxide semiconductor device is a field effect transistor because it is a MOSFET.

### ***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Horie et al. (US 5,621,239) also discloses a semiconductor device having a back electrode.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E. Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MEW  
MEW  
August 22, 2005

  
TOM THOMAS  
SUPERVISORY PATENT EXAMINER